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FOREWORD
This report is a summary of the work per-
formed on NASA Contract NAS8-31944. The investi-
gation was conducted for the National Aeronautics
and Space Administration, George C. Marshall Space
Flight Center, Huntsville, Alabama. The Contract-
ing Officer's Technical Representative was
Mr. F. Villella.
I
The short term objective of this preliminary
study of transistors, diodes, and FETs was to evalu-
ate the reliability of these discrete devices, from
different manufacturers, when subjected to power and
temperature step stress tests.
The long term objective will be to gain more
knowledge of accelera;:ed stress testing for use in
future testing of varieties of discrete devices,
as well as to determine which type of stress should
be applied to a particular type of device or design.
This report is divided as follows: description of tests,
figures, tables, and appendix.
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1.0	 INTRODUCTION/SCOPE
I
DCA Reliability Laboratory, under Contract NASS-31944
for NASA/Marshall Space Flight Center, has compiled data
for the purpose of evaluating the effect of power/
temperature step stress when applied to a variety of
semiconductor devices. This report covers the diode
I	 JANTXlNS420 manufactured by Unitrode and Micro-
Semiconductor.
I	 1.1	 Sample Distribution
A total of 48 samples from each manufacturer were sub-
mitted to the process outlined in Table I. In addition,
j	 two control sample units were maintained for verification
I	 of the electrical parametric testing.
I	 2.0
	
TEST REQUIREMENTS
	
ff _^	 2.1	 Electrical
All test samples were subjected to the electrical tests
	
.1	 outlined in Table II after completing the prior power/
temperature step stress point. These tests were performed
	
.I	 using the Fairchild Model 600 High-Speed Computer -Controlled
Test System. In addition, some bench testing was also
j	 required on the devices.
1	 2.2	 Stress Circuit
The test circuit shown in Figure 1 was used to power all
of the test devices during the power/temperature stress
Iconditions. The voltage was set by VE, and the current
was varied in order: to comply with the specified power
Irating for this device.
1
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At least one of the devices was subjected to maximum
rated power (MRP). All the remaining devices were
subjected to no less than 90 percent of MRP. See
Figure 1 for load resistance values and voltages.
	
2.3
	
Group I — Power Stress
Thirty-two units, 16 from each manufacturer, were sub-
mitted to the power stress process. The diodes were
stressed in 500-hour steps at 50, 100, 125, 150 and 175
percent of MRP for a total of 2500 hours, or until 50
percent or more of the devices in a sample lot failed.*
Electrical measurements were performed on all specified
electrical parameters after each power step. See
Table I.
	
2.4
	
Group II — Temperature Stress I
Thirty-two units, 16 from each manufacturer, were sub-
mitted to the Temperature Stress I process. Group II
was subjected to a total of 1600 hours of stress at
MRP in increments of 160 hours. The temperature was
increased in steps of +25°C, commencing at +75°C and
terminating at +300°C or until 50 percent or more of
the devices failed.* Electrical measurements were per-
formed on all specified electrical parameters after each
temperature step. (See Table I.)
	
2.5
	
Group III — Temperature Stress II
Thirty-two units, 16 from each manufacturer, were sub-
mitted to the Temperature Stress II process. Group III
*Conditions for failure:
A) Open or short
B) Leakaqe exceeds the maximum limit by 100 times
C) Other parame t ers exceed MIL limit3 by 50 percent or greater
2
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was subjected to 112 hours of stress total at MRP in
increments of 16 hours with temperature steps of +25°C
commencing at +150°C and terminating at +300°C or until
50 percent or more of the devices in a sample lot failed
at a point in the testing.* Electrical measurements were
performed on all specified electrical parameters after
each temperature step. (See Table I . )
	
3.0	 DISCUSSION OF TEST RESULTS
	
3.1	 Group I - Power Stress
3.1.1 Unitrode. The Unitrode sample lot completed 1025 hours
total before the lot was stopped because of more than 50
percent of the devices failing at this point. The first
two failures occurred 50 hours into the 100 percent MRP
step. Serial Number 1820 failed because of excessive I 
leakage. Serial Number 1822 was removed from the testing
as a visual reject because of the anode lead detaching.
j	 The next failure occurred 150 hours into the 100 percent
`	 MRP step. Serial Number 1830 failed the minimum VFl and
VF2 limits. The last of the failures occurred 10 hours
into the 125 percent MRP step. Serial Numbers 1818, 1821,
1824, 1827 and 1828 were removed as visual rejects because
iof the anode leads detaching due to stress. Serial number
1823 failed the minimum VFl and VF2 limits. Typical
characteristics of this sample lot's performance were:
1) The mean value for I  changed 6.18uA from an initial
Imean of 181.3nA to a final mean of 6.362VA.
*Conditions for failure:
A) Open or short
I	 B) Leakage exceeds the maximum limit by 100 times
C) Other parameters exceed MIL limits by 50 percent or greater
3
r1JANTX1N5420
2) The mean value for VF1 changed 408.3mV from an initial
mean of 1.271V to a final mean of 862.7mV.
3) The mean value for VF2 changed 209.3mV from an initial
mean of 924.3mV to a final mean of 715.OmV.
The control units for this sample lot remained constant
throughout the entire Group I testing.
3.1.2 Micro-Semiconductor. The MSC sample lot completed a total
of 1550 hours before the lot was stopped because of a
failure rate that exceeded 50 percent of the lot. The
first. failure occurred 10 hours into the 150 percent
MRP step. Serial Number 1768 failed because of excessive
I  leakage. The next failures occurred 25 hours into
the 150 percent MRP step. Serial Number 1767 failed
because of excessive I  leakage. Serial Number 1770
was removed as a visual reject because the anode lead
detached. The last five failures occurred 50 hours into
the 150 percent MRP step. Serial Numbeis 1769, 1773, 1774,
1775 and 1770 were removed as visual rejects because the
anode leads detached. Typical characteristics of this lot's
performance were:
1) The mean value for I  changed 52.lnA from an initial
mean of 387.6nA to a final mean of 439.7nA.
2) The mean value for VFl changed 18.OmV from an initial
mean of 1.095V to a final mean of 1.113V.
3) The mean value for VF2 changed 9.lmV from an initial
mean of 906.2mV to a final mean of 915.3mV.
The control units for this sample lot remained constant
throughout the entire Group I testing.
4
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3.1.3 Statistical Summary - Group I. Table IV outlines the
results of Group I - Power Stress process for each of the
three electrical parameters and all measurement points
for both Unitrode and Micro-Semiconductor.
3.2	 Group II - Temperature Stress I
3.2.1 Unitrode. The Unitrode sample lot completed 320 hr,,rs
before the lot was stopped because of a failure rats: that
exceeded more than 50 percent of the lot. The first six
failures occurred 160 hours into the +75°C temperat•ice
step. Serial Numbers 1F37, 1839, 1842, 1843 and 184L
failed because of exr:essive I R leakage. Serial Number
18::8 was removed from th,e testing as a visual reject
because the ?node lead detached. The last failures occurred
160 hours into the +100*C temperature step. Serial Numbers
1834 and 1841 failed the minimum VF2 limit. Serial Number
1835 failed the maximum VF1 limit. Typical characteristics
of this lot's performance were:
1) The mean value for I R changed 104.26uA from an
I	 initial mean of 141.6nA to a final mean of 104.4uA.
1
	
2) 'the mean value for VF1 changed 320.0mV fro , n an
initial mean of 1.252V to a final mean of 1.572V.
3) The mean value for VF2 changed 454.OmV from an initial
mean of 907.OmV to a final mean of 1.361V.
The control units for this sample lot remained constant
throughout the Group II testing.
3.2.2 Micro-Semiconductor. The MSC sample lot completed the
entire 1600-hour Group II testing with no catastrophic
failures. Typical characteristics of this sample lot's
5
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performance were:
1) The mean value for IR
 changed 7.496VA from an initial
mean of 417.OnA to a final mean of 7.913UA.
2) The mean value for VFl changed 12.OmV from an initial
mean of 1.083V to a final mean of 1.095V.
3) The mean value for VF2 changed 1.4mV from an initial
mean of 916.9mV to a final mean of 915.5mV.
The control units for this sample lot remained constant
throughout the entire Group II testing.
3,2.3 Statistical Summary - Group II. Table V of this report
outlines the results of Group II - Temperature Stress I
testing for each of the three electrical parameters and
all of the measurement points pertaining to both Unitrode
and Micro-Semiconductor.
3.3	 Group III - Temperature Stress II
3.3.1 Unitrode. The Unitrode sample lot completed 48 hours before
the lot was stopped because of a failure ratty exceeding
50 percent of the lot. The first failures occurred 16
hours into the +150°C temperature step. Serial Numbers
1851, 1854, 1855, 1857, 1860 and 1863 were removed as
visual rejects because the anode leads detached, Serial
Number 1858 failed because of excessive I  leakage. The
"last failure occurred 16 hours into the +200°C temperature
step. Serial Number 1853 was removed from the testing
because the anode detached. Typical characteristics of
this lot's performance were:
1) The mean value for I  changed 5.25uA from an initial
mean of 196.9nA to a final mean of 5.448uA.
0
6
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2) The mean value for V"F1 ^,.,..,Ved 54.OmV from an initial
mean of 1.162V to a final mean of 1.108V.
3) The mean value for VF2 changed 7.1mV from an initial
I
mean of 910.3mV to a final mean of 903.2mV.
The control units for this sample lot remained constant
throughout the Group III testing.
3.3.2 Micro-Semiconductor. The MSC sample lot completed the
entire 112-hour Group III testing with no catastrophic
failures. Typical characteristics of this lot's perfor-
mance wo: re :
1) The mean value for I  changed 619.8 nA from an initial
mean of 430.2nA to a final mean of 1.05UA.
2) The mean value for VF1 changed 17.OmV from an initial
Imean of 1.092V to a final mean of 1.109V.
3) The mean value for VF2 changed 3.OmV from an initial
Imean 908.5mV to a final mean of 91J..5mV.
The control units for this sample lot remained consta,it
Ithroughout the entire Group III testing.
I	 3.3.3	 Statistical Summary — Group III. Table VI outlines the
results of Group III — Temperature Stress II testing for
I	 each of the three electrical parameters specified for
this job lot.
I	 4.0	 FINAL DATA SUMMARY
Table VII summarizes the change in the mean value from
the zero-hour data to the final data. The graphs of
Figures 2 and 3 plot the cumulative percent failures
versus the temperature stress level for Group II —
Temperature Stress I, and Group III — Temperature Stress II.
ITables VIII and IX summarize the failures encountered
7
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I
from all three stress groups. The test devices are
iseparated into two groups: catastrophic failures in
Table VIIJ and p«rametric failures in Table IX. The
data from Table VIII was used as a source for the graphs
in Figures 2 through 4.
5.0	 CONCLUSIONS
I Taking an over-all look at the three stress groups, it
can clearly be seen that the Micro Semiconductor diode
I
is a much more durable diode when compared to the Ur) , - -)de
diode. Although both manufacturers' lots had to be
stopped in the Group I - rower Stress testing, note that
the Micro Semiconductor lot continued processing 500
I	 hours further into the testing. Unitrode had to be
stopped early into both of the Temperature Stress Group
testing but tiicro Semiconductor completed the entire
I Group II and Group III testing without a single catas-
trophic failure.
'	 Failure analysis was performed on the Group II testing
only because of an apparent failure mode throughout the
three stress groups. By far the majority of catastrophic
failures was due to the anode lead, or the Unitrode
I devices, detaching and falling off. Failure analysis
points out that the design of the Micro Semiconductor
I device includes a shaped junction edge which is locking
E	 in the Unitrode part. Junction shaping is a recognized
technique which causes the breakdown stress to be shifted
into the bulk of the semiconductor and away from the
	
I
I
leakage on the surface. This approach has often been
successful in significantly increasing breakdown vol::-
ages and reducing leakage.
or
i
A graph showing cumulative failure distribution for
I	 Group II and III testing was plotted for the Unitrode
sample lot (Figure 2 and 3) but due to an absence of
I	 main failure points in both groups, the regression lines
could not be drawn. A plot for the Micro Semiconductor
sample lot could not be drawn due to an absence of failure
points in the Group II and III testing (Figure 4 and 5).
For the same reasons, no activation energies could be
calculated.
A broken circle around a marked point on the graphs in-
dicates a freak failure not calculated as part of the
I	
regression line. A solid circle around a marked point
indicates an isolated failure point. The regression line
was calculated using the least square method.
I
The activation energy was calculated from the formula:
i
8.03 X	 19 '5 eV/°K
E	 tlP_n	 1	 1t2	 ( T 1 +273	 T2+273 	 eV
I	 J
Where:	 t 1 = step of Group II - Tamp Stress I = 160 hrs.
I
t 2 = step of Group 111 - Temp Stress II = 16 hrs.
T 1 = temperature in °C of 16% failure for Group 11.
T 2 = temperature in 0 C of 16% failure for Group 111.
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TABLE I
`PEST FLOW DIAGRAM
INITIAL
ELECTRICAL
TESTS
Per Table II
(2) * (16) * 1	(1.6)
Non-Operating
	 Power Stress	 Temp Step
Control Group	 TA = 25°C	 Stress I
100% MRP
Note 3
TA = 75°C
t = 160 Hours
TA = 100 °C
t = 160 Hours
TA = 125°C
t = 160 Hours
25°C Steps
I TA = 300°C
I t = 160 Hours
0.50 MRP
500 Hours
Note 1
1.0 MRP
500 Hours
Note 1
1.25 MRP
500 Hours
Note 2
1.5 MRP
500 Hours
Note 2
1.75 MRP
500 Hours
Note 2
JANTXIN5420
(16)
Temp Step
Stress Il
100% MRP
TA = 1513°C
t = 16 Hours
TA = 175°C
t = 16 Hours
TA = 2C^0°C
t = 16 Hours
25°C Steps
TA = 3C0°C
t = 16 Hours
*Quantity per manufacturer (Unitrode and Micro-Semiconductor)
NOT"-'S:
1) Electrical measurements per Table II were made at 50, 150,
.250 and 500 hours.
2) Electrical measurements per Table II were made at 10, :;5,
50, 150, 250 and 500 hours.
3) Electrical measurements per Table II were made at the end of
each 160 hours.
4) Electrical measurements per Tabl; II were made at the end of
each 16 hours.
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i
l
i
i.
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I
i
i
I
NOTE
FOR TABLES
4 THROUGH 7
The minimum/maximum initial and final data
generally have an absolute accuracy of ±1% of
the reading and ± one digit except for readings
greater than 9.99mA which have an absolute accur-
acy of ±2% of the reading and ± one digit. The
data also has a resolution for four digits. The
standard deviations, means, delta means, and
average means are, therefore, valid indicators
of trends over time and temperature, excepCing
the minor statistical computer error of supply-
ing a constant number of significant digits.
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U  JANTX1N5420MSFC STEP-STRESS TEST
FAILURE ANALYSIS — DIODES
Date 6 April 	 1	 78
J/N	 2CN242-16C	 P/N	 1N5420	 MFR	 Micro-Semiconductor
FAILURE VERIFICATION:
initial
I 
	 @ V	 @
f
Rej, @
Test Initial
600 Vdc 2Adc Seq . Rej .
S/N PIV Lim = 1.OUA Lim =	 1.2V No.: for:
1799 820 1.40uA 0.93 09. IR
1811 790 1.4511A 0.92 09 IR
1812 840 4.00UA 0.92 09 IR
INTERNAL VISUAL INSPECTION:
The samples have lost all of their external paint. 	 No anomalies were visible in the
I
cross section (Figure A-1).
OTHER TESTS:
I	 All samples were treated with epoxy stripper and were given a very slight glass etch to
remove any possible conductive layer which might have been left as a paint residue.
There was no significant change in the leakages.
I
1^L	 ll Pt.G 'JI G^4111..
	
vP1111vL Illc.cl .)lP FCaa L4.)l ^..^11^/	 IV^^^	 ^.. ^. a+•^^
**hFE trace very leaky.
ID = drift	 H	 hysteresis	 Inv = i-version	 R	 resistive _ S = soft ^Uns	 unstable
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w%;ANTX1N5420MSFC STEP-STRESS TEST
}1^ r FAILURE ANALYSIS — DIODES
Date	 Ap ril 1
JAN	 2CN242-16C PAN	 1N5420	 MFR	 Unitrode
FAILURE VERIFICATION:
Initial
Ir a Vf @
Re
Test- Initial
I
60OVdc 2Adc Seq. Rej.
SAN PIV Lim = 1.OUA Lim = 1.2V No.: for:
1853 630 <0.2UA 0.95 03 to f
1855 560 80.0UA 0.99 03 ea
off
18581 680t 500.0UA 0.95 03 IR
tBreakdown starts to become leaky at abou t 80V.
INTERNAL VISUAL INSPECTION:
SIN 1853 and 1855 have each lost one wire at the joint between the wire and the
anode heat sink. (See Figure A-3.)	 SIN 1853 has also lost all its paint. No anomalies
were visible in the cross-section (Figure A-2).
OTHER TESTS:
The -a 4 -* waswas removed from S 1-105-0  with 	 th	 e
	 leakageL•	 / ♦ 	 iV.IV	 '-1. .J ♦ no change -i n ^ i :Y C1JG 1 Cwn4y C 7...... ^._^...^:	 ^:1.11n1Q1.6Ci1JL1l.J.
*hFE	 trace present.	 Cannot meet stated 	 test conditions.	 (Leaky)
**h FE	trace very leaky.
ID = drift
	
H	 hysteresis Inv =	 inversion
	
R =	 resistive	 S = soft ^Uns = unstable
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CONCLUSIONS
The design of the Micro Semiconductor device includes a shaped
junction edge which is lacking in the Unitrode part. (See Figures
A-1 and A-2.) Junction-shaping is a recognized technique which
causes the breakdown stress to be shifted into the bulk of the
semiconductor and away from the leakage on the surface. This
approach has often been successful in significantly increasing break-
down voltages and reducing leakage.
UNITRODE
Seven Unitrode devices out of 16 fell apart during burn-in at 150°C
ambient. Six of the seven separations were at the anode lead.
The reverse leakage of Unitrode SIN 1858 and 1855 undergoes a step-
wise increase as the voltage is raised above about 80 volts and 200
volts, respectively.
The curve tracer displays are stable and suggest junction damage
rather than surface problems. The exact cause of this damage is
not known, but may be a result of aggregation of gold doping which
may have been used in the manufacture of the Unitrode wafers.
MICRO-SEMICONDUCTOR
I  is in the 1 to 4 m';roamp range and is considered to be the
result of contaminants diffused to the junction region from the
package components.
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OF POOR QUALITY
i
FIGURE A-1
SIN 1_812. MAGNIFICATION 21X.
DISC device cross-sectional view. No visual anomalies.
Arrow indicates shaped die for breakdown voltage enhancement.
FIGUF.F A-2
SIN 1858. MAGNIFICATION 21X.
Unitrode device cross-sectional. view.
No visual anomalies.
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FIGURE A-3
S/N 1855. MAGNIFICATION 25X.
Separated joil.t where anode wire camenff (9ttri nr7 1-o rn-i n	 (TTn i	 A
GE
vsI	 ^`G`Na ^ QVpL^
O p0
OF P
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